

# United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO
10/773,614	02/06/2004	John M. Brennan	2-81-1-4 7750	
75	90 06/28/2005		EXAM	INER
Wayne L. Ellenbogen			KEBEDE, BROOK	
Ryan, Mason & Lewis, LLP 90 Forest Avenue			ART UNIT	PAPER NUMBER
Locust Valley, NY 11560			2823	
		DATE MAILED: 06/28/2005		

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)				
Office Analism Commonwell	10/773,614	BRENNAN ET AL.				
Office Action Summary	Examiner	Art Unit				
	Brook Kebede	2823				
The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply						
A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.  - Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.  - If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.  - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.  - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133).  Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).						
Status						
1)⊠ Responsive to communication(s) filed on <u>06 February 2004</u> .						
2a) This action is <b>FINAL</b> . 2b) ⊠ This	This action is <b>FINAL</b> . 2b)⊠ This action is non-final.					
3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.						
Disposition of Claims						
4) Claim(s) 1-24 is/are pending in the application. 4a) Of the above claim(s) is/are withdrawn from consideration.  5) Claim(s) is/are allowed.  6) Claim(s) 1-24 is/are rejected.  7) Claim(s) is/are objected to.  8) Claim(s) are subject to restriction and/or election requirement.						
Application Papers						
9)☐ The specification is objected to by the Examiner.						
10)☐ The drawing(s) filed on is/are: a)☐ accepted or b)☐ objected to by the Examiner.						
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).						
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).  11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.						
Priority under 35 U.S.C. § 119						
<ul> <li>12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).</li> <li>a) All b) Some color None of:</li> <li>1. Certified copies of the priority documents have been received.</li> <li>2. Certified copies of the priority documents have been received in Application No.</li> <li>3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).</li> <li>* See the attached detailed Office action for a list of the certified copies not received.</li> </ul>						
Attachment(s)						
Notice of References Cited (PTO-892)     Notice of Draftsperson's Patent Drawing Review (PTO-948)	4) Interview Summary					
2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)  3) ☐ Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)  Paper No(s)/Mail Date <u>2/6/04</u> .	Paper No(s)/Mail Da 5) Notice of Informal Pa 6) Other:	atent Application (PTO-152)				

### **DETAILED ACTION**

## Claim Objections

1. Claim 2 is objected to because of the following informalities:

Claim 2 contains improper Markush type of claim. It is improper to use the term "comprising" instead of "consisting of" See *Ex parte Dotter*, 12 USPQ 382 (Bd. App. 1931). Appropriate correction is required.

# Claim Rejections - 35 USC § 102

2. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 3. Claims 1-24 are rejected under 35 U.S.C. 102(b) as being anticipated by Drake et al. (US/4,961,821).

Re claim 1, Drake et al. disclose a semiconductor device, comprising: an integrated circuit die (see Figs. 9A-9E), the integrated circuit die being formed such that at least a portion of at least one perimeter edge of the die is beveled by an etching process (see Figs. 9A-9E and related text in Col. 4, line 49 – Col. 6, line 32).

Re claim 2, as applied claim 1 above, Drake et al. disclose all the claimed limitations including the limitation wherein the etching process consisting of at least one of wet etching and reactive ion etching (see Figs. 9A-9E and related text in Col. 4, line 49 – Col. 6, line 32).

Application/Control Number: 10/773,614

Art Unit: 2823

Re claim 3, as applied claim 2 above, Drake et al. disclose all the claimed limitations including the limitation wherein the wet etching comprises anisotropic etching (see Figs. 9A-9E and related text in Col. 4, line 49 – Col. 6, line 32).

Re claim 4, as applied claim 1 above, Drake et al. disclose all the claimed limitations including the limitation wherein the at least a portion of the at least one perimeter edge of the integrated circuit die is beveled by forming one or more v-shaped grooves in an upper surface of the device (see Figs. 9A-9E and related text in Col. 4, line 49 – Col. 6, line 32).

Re claim 5, as applied claim 1 above, Drake et al. disclose all the claimed limitations including the limitation wherein an angle of the beveled portion of the at least one perimeter edge of the integrated circuit die is controlled, at least in part, by selectively varying one or more characteristics of the etching process (see Figs. 9A-9E and related text in Col. 4, line 49 – Col. 6, line 32).

Re claim 6, as applied claim 5 above, Drake et al. disclose all the claimed limitations including the limitation wherein the one or more characteristics of the etching process comprises at least one of a type of etchant, a temperature and a duration of etching (see Figs. 9A-9E and related text in Col. 4, line 49 – Col. 6, line 32).

Re claim 7, as applied claim 1 above, Drake et al. disclose all the claimed limitations including a plurality of integrated circuit die, at least one of the integrated circuit die being separated from the semiconductor device by: (i) forming one or more v-shaped grooves in an upper surface of the device, the v-shaped grooves defining perimeter edges of the at least one integrated circuit die;, and (ii) removing a back surface of the semiconductor device opposite the upper surface of the device until at least a portion of the v-grooves are exposed; wherein a

sidewall of each of the v-shaped grooves forms a beveled perimeter edge of the separated die (see Figs. 9A-9E and related text in Col. 4, line 49 – Col. 6, line 32).

Re claim 8, as applied claim 1 above, Drake et al. disclose all the claimed limitations including the limitation wherein the integrated circuit die is beveled at one or more corners of the die (see Figs. 9A-9E and related text in Col. 4, line 49 – Col. 6, line 32).

Re claim 9, as applied claim 8 above, Drake et al. disclose all the claimed limitations including the limitation wherein all corners of the integrated circuit die are beveled (see Figs. 9A-9E and related text in Col. 4, line 49 – Col. 6, line 32).

Re claim 10, as applied claim 8 above, Drake et al. disclose all the claimed limitations including the limitation wherein at least two corners of the integrated circuit die are beveled, an angle of each of the beveled corners being substantially matched to one another (see Figs. 9A-9E and related text in Col. 4, line 49 – Col. 6, line 32).

Re claim 11, as applied claim 1 above, Drake et al. disclose all the claimed limitations including the limitation wherein an angle of at least one beveled edge of the integrated circuit die is substantially matched to an angle of a sidewall of a die collet configurable for receiving the die (see Figs. 9A-9E and related text in Col. 4, line 49 – Col. 6, line 32).

Re claim 12, as applied claim 1 above, Drake et al. disclose all the claimed limitations including the limitation wherein at least two perimeter edges of the integrated circuit die are beveled by the etching process (see Figs. 9A-9E and related text in Col. 4, line 49 – Col. 6, line 32).

Re claim 13, as applied claim 1 above, Drake et al. disclose all the claimed limitations including the limitation wherein all perimeter edges of the integrated circuit die are beveled by the etching process (see Figs. 9A-9E and related text in Col. 4, line 49 – Col. 6, line 32).

Re claim 14, Drake et al. disclose a method for separating at least one integrated circuit die from an associated semiconductor wafer, the method comprising the steps of: forming one or more v-shaped grooves (37) (see Fig. 9D) in an upper surface (31) of the semiconductor wafer by an etching process, the one or more v-shaped grooves defining perimeter edges of the at least one integrated circuit die (see Fig. 9D); and removing a back surface (32) of the semiconductor wafer opposite the upper surface of the wafer until at least a portion of the one or more v-shaped grooves are exposed (see Fig. 9E); wherein a sidewall of each of the one or more v-grooves forms a beveled perimeter edge of the separated at least one integrated circuit die (see Figs. 9A-9E and related text in Col. 4, line 49 – Col. 6, line 32).

Re claim 15, as applied claim 14 above, Drake et al. disclose all the claimed limitations including the limitation wherein the etching process comprises anisotropic etching (see Figs. 9A-9E and related text in Col. 4, line 49 – Col. 6, line 32).

Re claim 16, as applied claim 14 above, Drake et al. disclose all the claimed limitations including the limitation the step of controlling an angle of the sidewall of at least one of the v-shaped grooves, at least in part, by selectively varying one or more characteristics of the etching process (see Figs. 9A-9E and related text in Col. 4, line 49 – Col. 6, line 32).

Re claim 17, as applied claim 14 above, Drake et al. disclose all the claimed limitations including the limitation wherein the one or more characteristics of the etching process comprises

Application/Control Number: 10/773,614

Art Unit: 2823

at least one of a type of etchant, a temperature and a duration of etching (see Figs. 9A-9E and related text in Col. 4, line 49 – Col. 6, line 32).

Re claim 18, Drake et al. disclose a method for reducing post-fabrication surface damage to an integrated circuit die, the method comprising the step of beveling at least a portion of at least one perimeter edge of the die by an etching process (see Figs. 9A-9E and related text in Col. 4, line 49 – Col. 6, line 32).

Re claim 19, as applied claim 18 above, Drake et al. disclose all the claimed limitations including the limitation the step of controlling an angle at which the at least a portion of at least one perimeter edge of the die is beveled by selectively varying one or more characteristics of the etching process.

Re claim 20, as applied claim 18 above, Drake et al. disclose all the claimed limitations including the limitation wherein the step of beveling comprises forming one or more v-shaped grooves in an upper surface of the integrated circuit die (see Figs. 9A-9E and related text in Col. 4, line 49 – Col. 6, line 32).

Re claim 21, as applied claim 18 above, Drake et al. disclose all the claimed limitations including the limitation wherein the step of beveling comprises the step of substantially matching an angle at which the at least a portion of at least one perimeter edge of the integrated circuit die is beveled to an angle of at least one sidewall of a die collet configurable for receiving the die (see Figs. 9A-9E and related text in Col. 4, line 49 – Col. 6, line 32).

Re claim 22, Drake disclose a packaged integrated circuit device, comprising: at least one integrated circuit die, the at least one integrated circuit die being formed such that at least a

portion of at least one perimeter edge of the at least one integrated circuit die is beveled by an etching process (see Figs. 9A-9E and related text in Col. 4, line 49 – Col. 6, line 32).

Re claim 23, as applied claim 22 above, Drake et al. disclose all the claimed limitations including the limitation wherein the at least a portion of the at least one perimeter edge of the at least one integrated circuit die is beveled by forming one or more v-shaped grooves in an upper surface of the at least one integrated circuit die (see Figs. 9A-9E and related text in Col. 4, line 49 – Col. 6, line 32).

Re claim 24, as applied claim 22 above, Drake et al. disclose all the claimed limitations including the limitation wherein an angle of the beveled portion of the at least one perimeter edge of the at least one integrated circuit die is controlled, at least in part, by selectively varying one or more characteristics of the etching process (see Figs. 9A-9E and related text in Col. 4, line 49 – Col. 6, line 32).

### Conclusion

4. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure Brouillette et al. (US/6,271,102) and Thornton et al. (US/2003/0025183) also disclose similar inventive subject matter.

### Correspondence

5. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Brook Kebede whose telephone number is (571) 272-1862. The examiner can normally be reached on 8-5 Monday to Friday.

Art Unit: 2823

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Olik Chaudhuri can be reached on (571) 272-1855. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Brook Kebede

Brook Kekede

Examiner

Art Unit 2823

BK

June 26, 2005